verilog-tools

Handy tools for easier Verilog development in Atom.

• #verilog
• #hdl

atomato

Convert a VHDL entity into a VUnit testbench, component, instance or signal definitions, using the clipboard. Convert a VHDL component into a diagram image.

• #vhdl
• #vunit
• #fpga
• #hdl